Embedded RISC Processor Selection February 1993 Benchmark
نویسنده
چکیده
INTERRUPT RESPONSE TIME The Am29000 processor is free of microcode which can greatly influence a systems interrupt architecture. Typically, when an interrupt occurs on a CISC type processor, a context frame is saved on a memory stack. A 29K Family user is not constrained by built-in microcode and is free to construct a scheme which reduces overheads and better suits real-time system requirements.
منابع مشابه
Code Size Reduction in Embedded Systems with Redesigned ISA for RISC Processors
Reducing the size of a program is a major goal in modern embedded systems. Large code occupies more space in the Chip and also causes higher power consumption because of increased memory traffic. In this paper, a revised architecture is proposed for embedded processors by replacing the Load-store Architecture with Register-Memory Architecture for selected instructions. Analysis of RISC object c...
متن کاملEfficient Code Generation Algorithm for Natural Instruction Level Parallelism-aware Queue Architecture
Queue based instruction set architecture processor offers an attractive option in the design of embedded systems. In our previous work, we proposed a novel queue processor architecture as a starting point for hardware/software design space exploration for embedded applications. In this paper, we present a high performance 32-bit QueueCore architecture. This work presents novel code generation a...
متن کاملPerformance Evaluation of Or1200 Processor with Evolutionary Parallel Hprc Using Gep
In this fast computing era, most of the embedded system requires more computing power to complete the complex function/ task at the lesser amount of time. One way to achieve this is by boosting up the processor performance which allows processor core to run faster. This paper presents a novel technique of increasing the performance by parallel HPRC (High Performance Reconfigurable Computing) in...
متن کاملPathlengths of SPEC Benchmarks for PA-RISC, MIPS, and SPARC
The total instruction pathlength and instruction frequency counts are measured for the SPEC89 benchmark programs on the PA-RISC architecture and compared with previously published information for the MIPS and SPARC architectures. The PA-RISC architecture typically requires significantly fewer instructions than the other two architectures for the same benchmark. The differences in counts for ins...
متن کاملHW/SW CoVerification Performance Estimation & Benchmark for a 24 Embedded RISC Core Design
This paper describes the benchmarking of a HW/SWcoverification design strategy. The benchmark results were the base for making a principal verification decision for an already ongoing project at Siemens AG, Public Communication Network Group. The intention for this benchmark was to verify whether commercial available coverification tools can handle the design complexity of an embedded system co...
متن کامل